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Abstract. One of the most challenging design issues for
next generations of (mobile) communication systems is ful-
ﬁlling the computational demands while ﬁnding an appro-
priate trade-off between ﬂexibility and implementation as-
pects, especially power consumption. Flexibility of modern
architectures is desirable, e.g. concerning adaptation to new
standards and reduction of time-to-market of a new product.
Typical target architectures for future communication sys-
tems include embedded FPGAs, dedicated macros as well as
programmable digital signal and control oriented processor
cores as each of these has its speciﬁc advantages. These will
be integrated as a System-on-Chip (SoC). For such a het-
erogeneous architecture a design space exploration and an
appropriate partitioning plays a crucial role.
On the exemplary vehicle of a Viterbi decoder as fre-
quently used in communication systems we show which
costs in terms of ATE complexity arise implementing typi-
cal components on different types of architecture blocks. A
factor of about seven orders of magnitude spans between a
physically optimised implementation and an implementation
on a programmable DSP kernel. An implementation on an
embedded FPGA kernel is in between these two representing
an attractive compromise with high ﬂexibility and low power
consumption. Extending this comparison to further compo-
nents, it is shown quantitatively that the cost ratio between
different implementation alternatives is closely related to the
operation to be performed. This information is essential for
the appropriate partitioning of heterogeneous systems.
1 Introduction
Today’s mobile communication standards like GPRS,
EDGE, UMTS or CDMA2000 enable high-performance
wireless applications as they offer mobile high-speed data
rates. For those systems it is required to provide a high
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degree of ﬂexibility and highest computational capabilities.
But the computational demands are beyond the capacities
of today’s programmable platforms. For example in (Haus-
ner, 2001) the increase in computational demands evolving
from one standard to the next one has been compared to the
increase in performance of digital signal processor kernels
(DSPs). At the time of the standard release the computa-
tional requirements are constantly beyond the available per-
formance of on-chip DSP kernels (Fig. 1). Even more se-
vere, future generations of communication standards tend to
strengthen this computational gap.
In addition to these computational demands a high degree
of ﬂexibility is required because of:
– Avoidance of the design of a new platform for future
products within the design cycles as sufﬁcient ﬂexibil-
ity is provided for an adaptation to changing demands
e.g. for the integration of new features from one product
generation to the next one, or for required adaptations to
standard updates (e.g. variation of chiprate with evolu-
tion of a communication standard like UMTS). By this,
short innovation cycles and longer product lifetimes can
be achieved.
– Runtime adaptivity due to switching between several
cells/standards (e.g. handover between standards), re-
spectively adaptation to channel quality.
Therefore, the underlying architecture of a communication
system has to include architecture blocks that support these
aspects of ﬂexibility. Dedicated hardware implementations
offer orders of magnitude better performance with respect to
throughput and power dissipation. But ﬂexibility of those
implementations is restricted to weak programmability (e.g.
switching of coefﬁcient sets) considered at design time. Al-
together, a well-balanced architecture of a communication
system has to include different types of architecture blocks
in order to provide the required performance at reasonable
costs (e.g. area and power dissipation) on one hand and en-
suring sufﬁcient ﬂexibility on the other. Future communica-
tion systems will consist of a variety of system blocks. These166 H. T. Feldkaemper et al.: Study of heterogeneous and reconﬁgurable architectures  
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Fig. 1. Yearly increase in computational complexity and DSP-
performance (Hausner, 2001).  
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Fig. 2. Partitioning and mapping from system to architecture.
systemshavetobepartitionedandmappedtothearchitecture
blocks of such heterogeneous target architectures (Fig. 2). In
order to meet the challenging demands sketched above it is
important to elaborate methodologies which assist designers
with metrics and with an early assessment of the capabilities
of a given platform.
The next section lists classical quantitative metrics. An ex-
emplary implementation of a key component in digital com-
munication systems – the Viterbi decoder – is shown in the
following section considering principle architecture blocks.
Finally, the results for the different implementation alterna-
tives are discussed.
2 Possible evaluation metrics for quantitative optimisa-
tion
For the evaluation of basic operations in the ﬁeld of digi-
tal signal processing several aspects have to be considered.
Various metrics considering silicon area A and symbol rate
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Fig. 3. Software optimisations for the TM 1300.
1/T have been proposed in the past e.g. (De Hon, 2000).
Due to the importance of low-power operation especially
in the communication domain the energy per output sample
Epersample has to be taken into account. Therefore, a com-
bined cost function is taken exemplarily in the following as
evaluation metric
cost = A · T · Eper sample.
A common primary design challenge is to implement a
system achieving a speciﬁed throughput rate at minimised
energy per sample and silicon area. According to scaling
theory (general scaling for short channel devices) all param-
eters are normalised with respect to the minimal feature size
Lmin
Tnorm = T ·

1µm
Lmin

, Anorm = A ·

1µm
Lmin
2
,
Eper sample,norm = Eper sample ·

1V
VDD
2
·

1µm
Lmin
0.75
.
Overhead for time-sharing e.g. of free computational re-
sources of a DSP or parallelisation is neglected here.
3 Exemplary vehicle: Viterbi decoder
In order to perform a fair comparison between the costs of an
algorithm mapped on different architecture blocks, the im-
plementations need to be optimised individually to the spe-
ciﬁc architecture block, e.g. by including algorithmic trans-
formations. This will be shown in the following applying the
exemplary vehicle of a Viterbi decoder.
The architecture of the Viterbi decoder can be divided into
three basic units: the branch metric unit (BMU), the path
metric unit (PMU) and the survivor memory unit (SMU).
The following subsections review optimisation techniques
and present the costs of a rate-1/2 64-state Viterbi decoder
withasurvivormemorylengthof128andapath-metricword
length of eight bits mapped to a DSP, an FPGA and a physi-
cally optimised macro.H. T. Feldkaemper et al.: Study of heterogeneous and reconﬁgurable architectures 167
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(c) radix-4 PE with 3 comparisons with critical path timing (d) radix-4 PE with 6 comparisons with critical path timing
Fig. 4. Simpliﬁed Signal ﬂow graphs (SFG) of different PEs for the PMU.
3.1 Optimisation for a DSP implementation
Due to high data rates in the communication domain, very
long instruction word (VLIW) DSPs like the TM 1300 pro-
cessor are well suited for Viterbi decoding (Ahmad Khan et
al., 2000). This processor features ﬁve issue slots (i.e. at
max. ﬁve instructions/cycle) and 27 functional units dedi-
cated to frequently used basic operations ranging from sim-
ple ALU operations to square root or division. It has been ap-
plied here in order to implement the Viterbi decoder. Special
attention has been directed to the power dissipation as this is
one of the most decisive factors for wireless applications and
therefore is examined here for different kinds of software op-
timisation. For several optimisation steps power dissipation
has been measured within continuous operation of the pro-
gram code and is sketched in Fig. 3 with the achieved symbol
rate. Furthermore, the resulting energy per output sample is
depicted over the symbol rate.
The reference software taken from (Karn, 1996) is denoted
by the symbol A. In the ﬁrst step, unused blocks in the DSP
for example video I/O units are powered down, resulting in
B. Compiler options were adjusted appropriately within the
next optimisation (C). Custom operations were applied in
order to get linear program code (D). All of these optimisa-
tion steps were provided for the PMU, since it requires about
79% of the total execution time. The variable type of the
path metrics were changed from an array type to a scalar one
resulting in the most energy efﬁcient implementation (E).
Though the power dissipation is increasing, from B to E, the
energy per sample is decreased as the symbol rate features at
the same time a more signiﬁcant increase.
3.2 Optimisation for FPGA implementations
As an exemplary SRAM-based reconﬁgurable FPGA an Al-
tera Apex 20KE device (EP20K200EQC240-2) was applied
(Altera 2002). The available logic resources allow an imple-
mentation on a single device. This FPGA offers arrays of
logic cells and additional embedded system blocks as mem-
ories. The logic cells include a 4-bit look-up table, a subse-
quent register and additional logic e.g. for the implementa-
tion of fast carry ripple adders.
The PMU and the SMU were examined and optimised for
the FPGA implementation because of their signiﬁcance for
the overall area and speed of the design (Black, 1993). For
the SMU a trace back method was chosen, because the reg-
ister exchange method requires too many registers and rout-
ing resources for this speciﬁcation. In order to use a simple
clockingscheme, thetwopointertracebackmethodwascho-
sen, since hybrid architectures with a trace forward method
again result in inefﬁcient usage of FPGA resources.
In order to ﬁnd an optimal solution different implementa-168 H. T. Feldkaemper et al.: Study of heterogeneous and reconﬁgurable architectures
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Fig. 5. Comparison of different PEs.  
 
 
Fig. 6. Normalised energy conversion (Enorm) per symbol of
Viterbi decoder implementations (Gemmeke et al., 2001);
(Enorm is deﬁned as power dissipation normalised to the Viterbi
decoder speciﬁcations of DVB-S and throughput rate).
tions of the add-compare-select processing element (PE) of
the PMU were examined regarding the area (assumed to be
proportional to the number of required logic cells) and the
maximal symbol rate 1/T (Fig. 4). The radix-2 butterﬂy PE
has been presented several times in literature (Kivioja et al.,
1999; Pandita et al., 1999). With an LSB ﬁrst comparator,
it utilises the mentioned fast carry chain efﬁciently (Fig. 4a).
It requires 33 logic cells with a symbol rate of 99Megabit/s.
A bit serial carry save MSB ﬁrst implementation was further
examined providing the advantage, that the path metric does
not need to be stored. For this implementation a carry save
MSB ﬁrst comparator is required which is rather complex.
Inaradix-4butterﬂyPEtwosucceedingstagesofaradix-2
add-compare-select operation are performed in a single PE.
For a hierarchical comparison three comparators are required
(Fig. 4c). One would expect that a doubled throughput rate
should be achievable with a radix-4 approach, but due to the
underlying hardware structure, the resulting sample rate is
only almost as fast as in the case of a radix-2, but much more
area is required. For a parallel, pairwise comparison six com-
parators are necessary (Fig. 4d). The critical path is shown
in both PEs with the corresponding timing values. However,
due to the inefﬁcient placement of the logic cells in the select
logic, the critical path is even worse although the number of
logic cells was increased for the intention of speedup. For
a dedicated macro, this implementation is often chosen, be-
cause of better implementation results.
TheAT complexitiesofdifferentPEsareshowninthedia-
gram in Fig. 5. The radix-2 element is by a factor of 2.5 more
efﬁcient in terms of AT complexity than a bit serial radix-2
PE. Overall, here a radix-2 PE is the most cost efﬁcient im-
plementation. This is due to the use of fast carry chains in
the logic cells, which can be applied to efﬁciently implement
the add-compare operation (implemented as a subtraction).
3.3 Physically optimised implementation
A dedicated hardware implementation offers higher through-
put rates and less power dissipation compared to any pro-
grammable/reconﬁgurable solution. A physically oriented
design style allows to fully exploit the throughput potential
of a technology, and to reach the lowest possible energy con-
version per operation.
To reduce the design effort of a hardware implementation
the regularity of common digital signal processing datapaths
can be exploited. Common arithmetic algorithms inherently
contain a high degree of locality. Preserving this down to
the layout ensures high throughput at low silicon area and
even more important low power dissipation. The use of a
datapath generator (Weiss et al., 2001) automates the macro
generation.
Applying quantitative optimisation on all levels of design
hierarchy two Viterbi decoders were designed (Gemmeke et
al., 2002): one optimised for high speed operation, the other
for low power dissipation.
A comparison of these two designs to the trend of other
published leading edge implementations is shown in Fig. 6.
Apparently, the designs fall into a band of decreasing power
dissipation. Its slope indicates an exponential trend accord-
ing to the minimum feature size in VLSI technology. The
physically optimised low-power implementation disrupts the
common trend by approximately one decade. Whereas, the
high performance design traded some power dissipation for
high-speed operation.
4 Final comparison
The preceding implementation results are compared by
means of the ATE cost function. As a consequence Fig. 7a
canbederived. Besidesthethreeimplementationalternatives
discussed before also the cost value for a dedicated standard
cell implementation is depicted. The cost values are nor-
malised to that of the physically optimised implementation.
It is shown that the normalised cost of a DSP and a physi-
cally optimised implementation differ by about seven orders
of magnitude. This is compared to the costs of further basic
operations. In Fig. 7b a comparison for a variety of digital
signal processing operations is depicted (Blume et al., 2002).H. T. Feldkaemper et al.: Study of heterogeneous and reconﬁgurable architectures 169
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Fig. 7. Comparison by means of normalised costs, (a) Comparison of a Viterbi decoder, (b) Comparison for different operations.
It is distinguished between differential and absolute power
consumption of an operation on a given architecture block.
Differential power consumption applies to the availability of
free computational resources. Therefore, only the operation-
dependent power consumption is considered. If the compu-
tational resources are exhausted, a new device needs to be
instantiated. This is referred to as absolute power consump-
tion, where additionally operation-independent power con-
sumption (overhead e.g. for the clock system) has to be con-
sidered.
For the case of a DSP with free computational resources
the cost ratio between a physically optimised and a DSP
based implementation spans from at least four to six orders
of magnitude. FPGA based implementation costs mostly lie
between the physically optimised and the DSP implementa-
tions. Considering the absolute power consumption, the cost
ratio between DSP and physically optimised implementation
increases up to two additional orders of magnitude. All the
investigations discussed here were based on discrete devices.
Future SoCs will embed several architecture blocks of the
types described before on one chip.
5 Conclusion
Asthecostdifferencesbetweendedicatedandprogrammable
implementations of system blocks are rather huge and ﬂex-
ibility is required for future SoCs, partitioning of a system
to a target architecture is most important. It demands for an
analysis of implementation speciﬁc parameters for basic op-
erations. This is required in order to choose the optimum
implementation for basic operations with demanding spec-
iﬁcations. Cost modelling of basic operations on different
architecture blocks like DSPs, FPGA like structures, semi-
custom and physically optimised macros is required for this
partitioning.
Using the Viterbi decoder as an exemplary component a
quantitative cost function based analysis for heterogeneous
SoCs has been shown. Future work has to be directed to
reﬁned partitioning strategies utilising approved models for
key elements allowing an early assessment of possible im-
plementation alternatives.
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